Abstract-Noise of CMOS charge-sensitive preamplifier (CSA) and correlated double sample-and-hold (CDS) circuit matching a capacitive source is calculated to analyze the relative portions of thermal and 1 noise. In most radiation detector systems, a PMOS transistor is used as the input device because its 1 noise is lower than that of the NMOS. However, to study the 1 noise reduction action of a CDS circuit in the 1 noise dominant condition, an NMOS transistor is deliberately chosen as the input transistor of the CSA. The theoretical minimum number of equivalent noise charge (ENC) that can be achieved in this system is about 1700 electrons rms for a 5-pF detector capacitance. To demonstrate the theoretical analysis, a chip of CSA and CDS was designed in a 0.5-m CMOS technology. The main amplifier is a differential input single-ended folded cascode, and its measured gain bandwidth is more than 5 MHz. The measured ENCs of the CSA shaper and the CSA-CDS systems are 2105 and 3046 electrons rms, respectively.
Analysis of 1=f Noise in CMOS Preamplifier
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I. INTRODUCTION
T HE preamp-correlated double sample-and-hold (CDS) architecture is commonly adopted in the design of the readout systems used in charge-coupled device imaging, in digital radiography and in radiation detection [1] - [3] . In radiation detector applications, this system compared with the preamplifier shaper system has been insufficiently studied in terms of the optimization of the input transistor of the preamplifier stage for noise reduction [4] . It is known that in the preamplifier CDS system, 1 and offset noise can be removed by CDS action. In CMOS technology, two major noise sources exist: thermal and 1 noise. In general, 1 noise of CMOS is larger than that of bipolar junction transistor (BJT) or junction field-effect transistor (JFET) and is dominant in the low-frequency region of the spectrum. In the preamplifier-shaper system, the geometry and bias condition of the preamplifier's input transistor and the shaping time of the pulse shaper should be optimized for a particular detector to minimize the electronic noise [4] . In the preamplifier CDS system, the geometry and the bias point of the preamplifier's input transistor, the sampling frequency, and the interval of CDS may also be optimized.
In this paper, the noise calculation and measurement results of the CSA-CDS system are presented. noise rejection performance between CDS and the shaper is also presented. The preamplifier is a charge integrator and so acts like a low-pass filter; the CDS acts as a high-pass filter. So the combination of the preamplifier and CDS can be modeled as a bandpass filter. The equivalent noise charge is calculated for both thermal and 1 noise. The detailed noise calculations of the CSA-CDS system are reported in Section II. In Section III, the design of a CSA-CDS system is presented and the noise measurements, including the 1 noise of the input device, discussed.
II. NOISE CALCULATION OF CSA-CDS SYSTEM
The CSA-CDS system is shown in Fig. 1 . The CDS operation is performed by two sample-and-hold switched capacitor circuits: 1) sampling of noise and offset of CSA output voltage at and 2) sampling of signal and noise of CSA output voltage at [3] . The voltage difference between and sampling is obtained at the differential amplifier output. The low-frequency noise changes less in short sampling interval between and than the high-frequency noise, so that the 1 and offset noise of CSA can be reduced.
A. Noise of MOSFET
There are two main noise components in MOSFETs: thermal and 1 noise. In CMOS technology, 1 noise is generally more problematic than in BJT or JFET and usually determines the resolution of the readout circuit. In a properly designed system, the noise is dominated by the input transistor of CSA. The voltage spectrums of thermal and 1 noise are given, respectively, by [5] (1) (2) where is the transconductance of the transistor, is the gate-oxide capacitance per unit area, and are the gate width and length, respectively, and is the flicker noise coefficient, which depends on the technology.
B. Transfer Function
The circuit diagram of the CSA-CDS system is shown in is detector shot noise. The open-loop gain of the preamplifier decreases with a 3 dB pole so that CSA can be regarded as a low-pass filter. The transfer functions of CSA ( ) and CDS ( ) [3] are given by
where is the sampling interval between and . Fig. 3(a) shows the transfer function , where we can identify the low-frequency cutoff characteristics of the CDS system. The CDS system acts like a high-pass filter until and oscillates after that frequency. The oscillation of the CDS system in high-frequency region can be ignored, because the main role of the CDS system is noise reduction in low-frequency region. So the transfer function of the CDS system can be approximated to the transfer function of a high-pass filter with 3-dB frequency, 0.3 , as shown in Fig. 3(b) . The 3-dB frequency 0.3 is the result of fitting the to the in the low-frequency region. The transfer function is given by
The function agrees well with until 0.3 but disagrees in the high-frequency region. This may cause errors in the calculation of the system noise, but since CSA acts like a low-pass filter, the transfer function in the high-frequency region may be insignificant in the total transfer function of the CSA-CDS system.
C. ENC Calculation of CSA-CDS System
The noise power spectral density of CSA output voltage is given by (6) where is the total capacitance of the input stage and . The CDS output noise voltage is given by (7) From (1), (2), and (7), the total integrated noise voltage at the CDS output is given by (8) where
Equations (9) and (10) are plotted in Fig. 4 to calculate the integral of (8). The integrated thermal noise voltage at the CDS output, , is given by (11) where is the peak frequency in Fig. 4(a) . From (11), the ENC value of thermal noise ENC is calculated and given by ENC
where is the output voltage produced by a single electron charge.
The integrated 1 noise voltage at the CDS output, , is given by (13) where is the peak frequency in Fig. 4(b) . The ENC value of 1 noise ENC is calculated from (13) and given by ENC (14) The total equivalent noise charge ENC is given by
Since the optimal input transistor gate widths for ENC and ENC are different, it is not possible to derive optimal input transistor dimensions for ENC analytically, so that a numerical approach based on the results for ENC and ENC must be used [4] . From the numerical calculation results, the optimized input transistor size is 721 m/0.6 m, with pF, pF, A, F/m , kHz, kHz, and the data provided by the vendor.
III. MEASUREMENTS

A. Design of CSA-CDS Circuit
The configuration of CSA is the folded cascode differential amplifier shown in Fig. 5 ; the technology is a 0.5-m CMOS process from American Microsystems, Inc. The single-input amplifier is commonly used in radiation detection, but in this paper, the differential input amplifier is designed for the readout of digital radiography. NMOS transistor is used as the input transistor to study 1 noise. The value of the input transistor is 721 m/0.6 m. This was optimized with thermal and 1 noise voltage with the data provided by the vendor.
The detailed architecture of the system is shown in Fig. 6 , together with the timing diagram. When the test pulse is applied to the test capacitor , the CSA output voltage reaches the peak voltage . The noise sampling switch is turned on before the CSA output voltage peak, and the signal sampling switch is turned on after that peak. The time between and is the sampling interval. Finally, when switches of noise and signal paths are turned on at the same time, the difference between noise and signal voltages becomes the differential amplifier output. All of the switches are NMOS transistors of 1.5 m/0.6 m size. This minimal size is adopted to minimize the clock feedthrough charge. The sampling capacitor pF. Fig. 7 shows the layout of the chip. The die size is 5 mm and the actual active area is 4 mm .
B. 1 Noise of NMOS Input Transistor
The 1 noise of an input NMOS transistor is measured by the HP4395A spectrum analyzer. The measurement setup is shown in Fig. 8 . To match the 50-impedance of HP4395A with the high output impedance of the preamplifier, a buffer is used between them. The measured 1 noise spectrum of the NMOS input transistor is shown in Fig. 9 . From this plot, is 4.297 10 V F. This value is higher than both the data provided by the vendor and the typical value of the NMOS transistor.
C. Performance of CSA-CDS System
The measured open-loop gain of the preamplifier is shown in Fig. 10 . The gain bandwidth of the preamplifier is over 5 MHz at A and 2.5 V power supplies. The numerically calculated ENC of the CSA-CDS system from (12), (14), and (15) with the measured electrical parameters (including the measured value at Fig. 9 ) of the input transistor and the amplifier is 1700 electrons. The input transistor size was not optimized for the 1 noise data measured in this paper but for that provide by the vendor, so the calculated ENC is not a minimal value for this fabricated CSA-CDS system.
The measured ENCs of CSA-shaper and CSA-CDS are 2105 and 3046 electrons, respectively, with pF, pF, s, kHz, and A. The CSA-shaper system is shown in Fig. 11 . The shaper is an Ortec 572 semi-Gaussian shaping amplifier, and the shaping time is 1 s. Finally, the outputs of shaper and CDS are connected to the multichannel analyzer. The ENC of the CSA-shaper system is also calculated using an equation given by Sansen [4] , and its value is 1850 electrons rms. The measured ENC of the CSA-shaper system is larger than the calculated one. The origin of this error can be the parasitic capacitance at the input node of the preamplifier.
The measured ENC value of the CSA-CDS circuit is larger than the calculated one. This is due to the parasitic capacitance at the input node of the preamplifier, the noise of the switched capacitor, the clock feedthrough charge from the switch's on-off operation, and the fundamental error from the approximation of the CDS transfer function. The noise voltage and the noise charge at the sampling capacitor are given by [8] (16) (17) where is Boltzmann's constant and is the capacitance of the sampling capacitor. At room temperature, V-C. From (16), the calculated of a switched capacitor is 64 V rms, and the is 400 electrons rms for pF. The clock feedthrough charge of the NMOS switch ---, where -is the NMOS overlap capacitance, -is the NMOS channel capacitance, -is the NMOS gate-off voltage ( 2.5 V), -is the NMOS gate-on voltage (2.5 V), and is the NMOS threshold voltage (typically 0.7 V) [1] . The magnitude of clock feedthrough charge is about 5 fC.
After incorporation of CDS, the noise and the clock feedthrough charge can be sampled and subtracted, and therefore eliminated from the final signal. However, some errors of the CDS operation may exist by reason of the mismatch of the sampling capacitor and switches and the gain error of the output differential amplifier of CDS.
From comparison of the calculated and the measured ENCs, the difference between them is less than a factor of two. The reasons for this error are as follows.
First, the error comes from the approximation of the CDS transfer function [(4) ] to that of a high-pass filter [(5)]. The two equations do not match in the high-frequency region. Another reason for the error is that the transfer function of CDS [ (4)] is imperfect for the calculation of the output noise power. From Wey's and Pimbley's calculations for the CDS noise output power spectrum, CDS prevents the output power at dc frequency from diverging, and so reduces 1 noise in the dc region. But the noise output power is nonzero at low frequency for a broadband source and the white noise power input is doubled since the correlated double sampling essentially makes two measurements of the uncorrelated (white) signal [6] , [7] . The CDS system is well known for the reduction of offset and 1 noise, but from the measured data of CSA-shaper and CSA-CDS, the CSA-shaper system is more efficient than the CSA-CDS system for the reduction of noise, even for a system with larger 1 noise than thermal noise.
IV. CONCLUSION
Thermal and 1 noise of the CSA-CDS readout is calculated theoretically with the approximated CDS transfer function. To study the CDS operation for the 1 noise reduction, an NMOS transistor, which has larger 1 noise than a PMOS transistor, is adopted as the input transistor of CSA. The calculated and the measured ENC values of the CSA-CDS system are 1700 and 3046 electrons rms, respectively. The measured ENC value of the CSA-CDS readout is larger than the calculated value. This is due to the parasitic capacitance at the input node of the preamplifier, the noise of a switch capacitor, clock feedthrough charge from a switch's on-off operation, and fundamental error from the approximation of the CDS transfer function. The noise and the clock feedthrough charge of the switched capacitor are 400 electrons rms and 5 fC for pF and the 1.5 m/0.6 m sized NMOS switch. However, after the operation of CDS, the noise and the clock feedthrough charge can be sampled and subtracted from the signal. Therefore, the main reason for this error is due to the error of the approximation of the CDS transfer function and the CDS transfer function itself. The calculated and the measured ENC value of the CSA-shaper system are 1850 and 2105 electrons rms, respectively. The origin of this error can be the parasitic capacitance at the input node of the preamplifier. The CDS circuit is well known for the reduction of offset and 1 noise, but the CSA-shaper is superior to the CSA-CDS system for noise reduction, even for the system with larger 1 noise than thermal noise.
